Bw-Tree

Josef Schmeißer

January 9, 2018

		~ ~				<u> </u>	
	OCO		<u>_</u>	hm	01	Kе	17
н.	USE I				-	DE	

2

メロト メポト メヨト メヨト

Table of contents

1 Fundamentals

- 2 Tree Structure
- 3 Evaluation
- 4 Further Reading

э

Fundamentals

```
bool compare_and_swap(int * ptr, int & expected, int desired) {
    int oldValue;
    atomic {
        oldValue = *ptr;
        if (oldValue == expected) {
            *ptr = desired;
            return true;
        }
    }
    expected = oldValue;
    return false;
}
```

Figure: Semantics of the CAS instruction.

< □ > < 同 > < 回 > < 回 > < 回 >

Features

Main features:

- Lock-free data structure
- ▶ Mapping Table, which maps Page Identifiers (*PIDs*) to pointers
- \blacktriangleright Mapping Table entries can be atomically altered via CAS
- ▶ B^{link}-Tree like side links (important for split and merge)

Architecture

Mapping Table



Innef	· C -		0 -
Josei	ാറ	nmei	be

< □ > < 同 > < 回 > < 回 > < 回 >

æ

Mapping Table



Immutable base page

Image: A mathematical states and a mathem

- ∢ ⊒ →

э

Mapping Table



- Immutable base page
- Perform updates to logical pages through delta records

3. 3





- Immutable base page
- Perform updates to logical pages through delta records

< 4³ ► <

 Delta records are chained in a singly linked list

э





- Immutable base page
- Perform updates to logical pages through delta records
- Delta records are chained in a singly linked list
- Install updates atomically via CAS

Search

Mapping Table



► Traverse the tree as usual

イロト イヨト イヨト イヨト

э

Search

Mapping Table



- Traverse the tree as usual
- Inspect each record of the delta chain, and stop at the first occurrence

э

Search

Mapping Table



- Traverse the tree as usual
- Inspect each record of the delta chain, and stop at the first occurrence
- Perform a binary search on the base page if the search drops through

Mapping Table



- 2

<ロト <問ト < 目と < 目と

Mapping Table



 Multiple threads may try to install an update to the same page simultaneously

3

< □ > < 同 > < 回 > < 回 > < 回 >

Mapping Table



- Multiple threads may try to install an update to the same page simultaneously
- \blacktriangleright The atomic CAS ensures that only one thread succeeds

э

(日) (四) (日) (日) (日)

Mapping Table



- Multiple threads may try to install an update to the same page simultaneously
- \blacktriangleright The atomic CAS ensures that only one thread succeeds
- Slower threads may retry

(4) (日本)



Constantly appending deltas leads to ever-expanding chains.

(日) (四) (日) (日) (日)

э



Constantly appending deltas leads to ever-expanding chains. Solution:

1. Consolidate the logical page by creating a new base page

P3'



Constantly appending deltas leads to ever-expanding chains. Solution:

- 1. Consolidate the logical page by creating a new base page
- 2. Install the new base page with an atomic CAS

Mapping Table

PID	Ptr	
1		
2		
3		
4		$\left \right\rangle$
	_	

Constantly appending deltas leads to ever-expanding chains. Solution:

- 1. Consolidate the logical page by creating a new base page
- 2. Install the new base page with an atomic CAS
- Reclaim the memory of the old logical page, once it is no longer used

P3'





3





				~
	OCOL	- Sc	hmei	Kor
н.	USEI	50	IIIIEI	Der

3

Mapping Table



	•		~
ocet	Se	hmei	Kor
USEL	50	IIIIEI	Der

3



3



3

Mapping Table



3

< □ > < □ > < □ > < □ > < □ >

Mapping Table



3

< □ > < □ > < □ > < □ > < □ >

Mapping Table



3



3

< □ > < □ > < □ > < □ > < □ >

Optimal Delta Chain Length



Experiment Description

Synthetic workload:

- Integer keys and payload
- Randomly distributed
- Index size: 5M

Test System - atkemper4:

- ► Intel® Core[™] i9-7900X
- 10 Cores; 20 Threads
- Restricted Transactional Memory

Insert





Lookup



lnsert + Lookup



16 / 25

Alternative Approach

Optimistic Lock Coupling:

- Versioned write locks
- Writers acquire locks as usual
- Readers traverse the tree optimistically without acquiring any locks
- Validate the version after each page access
- If validation fails, restart

Insert



18 / 25





January 9, 2018 19 / 25



20 / 25

Modern Intel CPUs provide transactional memory support:

- Hardware Lock Elision (HLE)
- Restricted Transactional Memory (RTM)

э

Insert



22 / 25

Lookup



Insert + Lookup



Further Reading

- Justin J. Levandoski, David B. Lomet and Sudipta Sengupta. The Bw-Tree: A B-tree for New Hardware Platforms. IEEE 29th International Conference on Data Engineering (ICDE), 2013.
- Philip L. Lehman and S. Bing Yao. Efficient Locking for Concurrent Operations on B-Trees. ACM Transactions on Database Systems, Vol. 6, No. 4, December 1981, Pages 650-670.
- Viktor Leis, Florian Scheibner, Alfons Kemper and Thomas Neumann. The ART of Practical Synchronization. Twelfth International Workshop on Data Management on New Hardware, 2016.